Verilog hdl course, The bit can be addressed using an expression